Logic file created for programmable logic devices (PLDs) called GALs (gate array logic); contains logic equations for controlling a programmable GAL chip; saved in a plain text format.
After implementing an EQN file, a programmer typically converts the file into a binary JEDEC .JED file, which can be used to program the target chip.